• Home
  • About Us
  • Contact Us
Semiconductor for You
  • Home
  • Semiconductor News
  • Technology
    • Automotive
    • Consumer Electronics
    • IoT
    • Lighting
    • Power Management
    • Wireless
    • Personal Electronics
    • Hardware & Software
    • Research
    • Medical Electronics
    • Embedded Design
    • Aerospace & Defence
    • Artificial Intelligence
  • DIY Projects
  • Market
  • Industries
    • Renesas Electronics
  • Knowledge Base
  • Events
  • Tools
    • Resistor Color Code Calculator
No Result
View All Result
  • Home
  • Semiconductor News
  • Technology
    • Automotive
    • Consumer Electronics
    • IoT
    • Lighting
    • Power Management
    • Wireless
    • Personal Electronics
    • Hardware & Software
    • Research
    • Medical Electronics
    • Embedded Design
    • Aerospace & Defence
    • Artificial Intelligence
  • DIY Projects
  • Market
  • Industries
    • Renesas Electronics
  • Knowledge Base
  • Events
  • Tools
    • Resistor Color Code Calculator
No Result
View All Result
Semiconductor for You
No Result
View All Result
Home Semiconductor News

Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification

Semiconductor For You by Semiconductor For You
February 27, 2023
in Semiconductor News
0

ImperasDV™ verification solutions are now certified for use with Synopsys functional simulation and debug tools with ‘lock-step-compare’ for RISC-V processor verification

Imperas Software Ltd., the leader in RISC-V models and simulation solutions, today announced a collaboration with Synopsys, Inc. to address the growing demand for RISC-V processor verification. This collaboration enables mutual customers to streamline their RISC-V verification tasks using ImperasDV verification solutions and Synopsys’ industry-leading VCS® simulation and Verdi® debug tools for improved efficiency to achieve critical time-to-market and quality objectives. ImperasDV is the first commercially available verification IP for RISC-V processors including architectural validation test suites that are important for RISC-V developers to ensure hardware implementations are in line with the expectations of the software ecosystem supporting RISC-V. It has native support for the open standard RISC-V Verification Interface (RVVI) and uses a ‘lock-step-compare’ co-simulation methodology for comprehensive processor verification including asynchronous events and debug operations.

The RISC-V open standard ISA provides the framework for optimized processors targeted at application solutions in new and creative ways. In addition, design teams can utilize the new flexibility across all aspects of an SoC project with implementations targeted at internal control and management functions for power, security, communications and other tasks beyond the scope of a limited state machine. RISC-V is also revolutionizing the High-Performance Computing (HPC) design space with multicore arrays, vector accelerators, and complex pipelines featuring superscalar, out-of-order, multi-issue, and hardware multithreading, to name but a few of the techniques presented at technical conferences recently.

The new design freedoms of RISC-V are resulting in a growing consensus across the SoC community that RISC-V verification requirements need to be integrated into SoC schedules and planning. While processor verification may not be entirely new, RISC-V represents a massive shift in verification responsibility which in turn highlights the necessity for efficient verification to achieve key tape-out milestones and time-to-market targets. Any successful verification plan can be summarized as high-quality stimulus to achieve the coverage targets. The combination of Synopsys VCS simulation and ImperasDV provides a seamless integration of testbench, processor RTL, and ImperasDV verification solutions in a combined SystemVerilog environment for ‘lock-step-compare’ co-simulation between the RTL design under test (DUT) and the Imperas RISC-V processor reference model. With this close integration, the debug at the point of discrepancy can be easily explored with a friction-free transition between the Verilog RTL and the Imperas RISC-V reference model using Synopsys Verdi and the Imperas eGui.

“RISC-V adoption is growing across key market segments as SoC teams explore the flexibility of an open standard ISA for optimized processors,” said Kiran Vittal, senior director of Partner Alliances Marketing for Synopsys EDA Group. “Our collaboration with Imperas, leveraging Synopsys’ leading simulation and debug solutions, enables our mutual customers to address verification complexities for RISC-V processor cores and quickly achieve coverage convergence.”

“Simulation is the foundation supporting all of the semiconductor industry for design and verification,” said Simon Davidmann, CEO at Imperas Software Ltd. “The Imperas reference models and simulation technology are structured for close integration within co-simulation and emulation environments. With this latest collaboration with Synopsys, our mutual customers can leverage all the advantages of the ImperasDV verification solutions with the advanced innovations in Synopsys VCS high performance simulation and Verdi debug platform for a complete SystemVerilog ‘lock-step-compare’ flow with efficient debug for RISC-V verification.”

Synopsys VCS, Synopsys Verdi and ImperasDV applications note

To outline the flow for RISC-V processor verification this application note covers the key steps of using ImperasDV RISC-V Verification IP with Synopsys VCS and Verdi debug solutions. Topics include:

  • Introduction to Imperas and RISC-V verification methodology
  • Introduction to ImperasDV
  • Integrating ImperasDV with a SystemVerilog testbench
  • RISC-V test programs
  • Running a simulation using ImperasDV and VCS
  • Debugging using Verdi and Imperas MPD eGui
  • Functional coverage: riscvISACOV and Verdi

The applications note is available now, please e-mail requests to info@imperas.com.

DVCon 2023 (February 27 to March 2, 2023), San Jose, California

Please visit Synopsys (Booth #105-107) and Imperas (Booth #108) for demonstrations and discussions.

For more details see https://dvcon.org to see all the sessions hosted by Imperas and Synopsys.

About the RISC-V Verification Interface (RVVI)

The open standard RVVI provides a common methodology for the key components of the testbench to connect between the RTL instruction tracer and reference models to fully support the ‘lock-step-compare’ verification approach. The RVVI flexibility supports the full range of RISC-V specifications and features and can be adopted with increasing levels of capability for designs with privilege modes, vector extensions, out-of-order pipelines, multi-threading, multi-hart, multi-issue, plus user-defined custom instructions and extensions. RVVI supports the innovation of RISC-V with the flexibility required for verification IP and reuse as DV teams scale up to support the rapid growth in RISC-V verification projects. See https://github.com/riscv-verification/RVVI for more information and to download.

Availability

ImperasDV is available now, more details are available at https://www.imperas.com/ImperasDV.

 

Content Protection by DMCA.com
Tags: ImperasRISC-VSemiconductorsSoC
Semiconductor For You

Semiconductor For You

Browse by Category

  • Aerospace and Defence
  • Articles
  • Automotive
  • Consumer-Electronics
  • Hardware & Software
  • Interview
  • IoT
  • Knowledge Base
  • Lighting
  • Market
  • personal-electronics
  • Power Management
  • Research
  • Semiconductor Events
  • Semiconductor News
  • Technology
  • Wireless
Semiconductor for You

Semiconductor For You is a resource hub for electronics engineers and industrialist. With its blend of
technology features, news and new product information, Semiconductor For You keeps designers and
managers up to date with the fastest moving industry in the world.

Follow Us

Browse by Category

  • Aerospace and Defence
  • Articles
  • Automotive
  • Consumer-Electronics
  • Hardware & Software
  • Interview
  • IoT
  • Knowledge Base
  • Lighting
  • Market
  • personal-electronics
  • Power Management
  • Research
  • Semiconductor Events
  • Semiconductor News
  • Technology
  • Wireless

Recent News

SEGGER’s Ozone now available for macOS on the M1/M2 (ARM-core) by popular demand

SEGGER’s Ozone now available for macOS on the M1/M2 (ARM-core) by popular demand

March 28, 2023
Infineon AIROC™ CYW20829 Bluetooth LE SoC ready with latest Bluetooth 5.4 specification

Infineon AIROC™ CYW20829 Bluetooth LE SoC ready with latest Bluetooth 5.4 specification

March 24, 2023
  • About
  • Advertise
  • Privacy & Policy
  • Contact

© 2022 Semiconductor For You

No Result
View All Result
  • Home
  • Semiconductor News
  • Technology
    • IoT
    • Wireless
    • Power Management
    • Automotive
    • Hardware & Software
  • Market
  • Knowledge Base
  • Tools
    • Resistor Color Code Calculator

© 2022 Semiconductor For You

We use cookies on our website to give you the most relevant experience by remembering your preferences and repeat visits. By clicking “Accept”, you consent to the use of ALL the cookies.
Cookie settingsACCEPT
Manage consent

Privacy Overview

This website uses cookies to improve your experience while you navigate through the website. Out of these, the cookies that are categorized as necessary are stored on your browser as they are essential for the working of basic functionalities of the website. We also use third-party cookies that help us analyze and understand how you use this website. These cookies will be stored in your browser only with your consent. You also have the option to opt-out of these cookies. But opting out of some of these cookies may affect your browsing experience.
Necessary
Always Enabled
Necessary cookies are absolutely essential for the website to function properly. These cookies ensure basic functionalities and security features of the website, anonymously.
CookieDurationDescription
cookielawinfo-checbox-analytics11 monthsThis cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Analytics".
cookielawinfo-checbox-functional11 monthsThe cookie is set by GDPR cookie consent to record the user consent for the cookies in the category "Functional".
cookielawinfo-checbox-others11 monthsThis cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Other.
cookielawinfo-checkbox-necessary11 monthsThis cookie is set by GDPR Cookie Consent plugin. The cookies is used to store the user consent for the cookies in the category "Necessary".
cookielawinfo-checkbox-performance11 monthsThis cookie is set by GDPR Cookie Consent plugin. The cookie is used to store the user consent for the cookies in the category "Performance".
viewed_cookie_policy11 monthsThe cookie is set by the GDPR Cookie Consent plugin and is used to store whether or not user has consented to the use of cookies. It does not store any personal data.
Functional
Functional cookies help to perform certain functionalities like sharing the content of the website on social media platforms, collect feedbacks, and other third-party features.
Performance
Performance cookies are used to understand and analyze the key performance indexes of the website which helps in delivering a better user experience for the visitors.
Analytics
Analytical cookies are used to understand how visitors interact with the website. These cookies help provide information on metrics the number of visitors, bounce rate, traffic source, etc.
Advertisement
Advertisement cookies are used to provide visitors with relevant ads and marketing campaigns. These cookies track visitors across websites and collect information to provide customized ads.
Others
Other uncategorized cookies are those that are being analyzed and have not been classified into a category as yet.
SAVE & ACCEPT